

20ECP-116

Unit 2


A decoder is a combinational circuit.

A decoder accepts a set of inputs that represents a binary number and activates only that output corresponding to the input number. All other outputs remain inactive.

There are 2^n possible input combinations, for each of these input combination only one output will be High (active) all other outputs are ~~low~~ LOW.

Combinational Circuit:-

Circuits in which output ~~only~~ depends ^{only} on the present input.



$$n: 2^n \text{ (format)}$$

$$2: 4$$

$$3: 8$$


Types of Decoder

→ 2 to 4 line Decoder

A & B are the inputs (No. of inputs = 2).

No. of possible input combinations: $2^2 = 4$ No. of Outputs: $2^2 = 4$, they are indicated by $D_0, D_1, D_2,$ & D_3


From the Truth Table it is clear that each output is "1" for only specific combination of inputs.

Truth Table

Inputs		Outputs			
A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Boolean Expression

$$D_0 = \bar{A}\bar{B}, D_1 = \bar{A}B, D_2 = A\bar{B}, D_3 = AB$$


Logic diagram/Implementation

→ 3 to 8 line Decoder

A, B & C are the inputs. (No. of inputs = 3).

No. of possible input combinations: $2^3 = 8$


No. of outputs: $2^3 = 8$ they are indicated by D_0 to D_7

Truth Table

Input			Output								Boolean Exp.
A	B	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	
0	0	0	1	0	0	0	0	0	0	0	$\bar{A}\bar{B}\bar{C}$
0	0	1	0	1	0	0	0	0	0	0	$\bar{A}\bar{B}C$


Inputs			Outputs								Boolean Exp
A	B	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	
0	1	0	0	0	1	0	0	0	0	0	$\bar{A}B\bar{C}$
0	1	1	0	0	0	1	0	0	0	0	$\bar{A}BC$
1	0	0	0	0	0	0	1	0	0	0	$A\bar{B}\bar{C}$
1	0	1	0	0	0	0	0	1	0	0	$A\bar{B}C$
1	1	0	0	0	0	0	0	0	1	0	$AB\bar{C}$
1	1	1	0	0	0	0	0	0	0	1	ABC

Implementation



\bar{G}_{2A}	\bar{G}_{2B}	G_1	A	B	C	\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	\bar{Y}_4	\bar{Y}_5	\bar{Y}_6	\bar{Y}_7
0	0	0	x	x	x	1	1	1	1	1	1	1	1
0	0	1	0	0	0	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	0	1	1	1	1	1	1
0	0	1	1	1	0	0	1	1	1	1	1	0	1

20ECT-115

Combinational Circuit

- ① O/P depends only on present I/P's.
- ② No feedback
- ③ No memory
- ④ No clock signal is applied here.
- ⑤ eg:- Half-adder, full-adder, half-subtractor, full-subtractor, encoder, decoder, mux, demux, comparator.

Half-adder

Q1 Implement half-adder & write its truth table?

→ Truth-Table :-


	A	B	Sum	Carry
$2^n = 4$	0	0	0	0
	0	1	1	0
	1	0	1	0
	1	1	0	1

Boolean Expression :-

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

Carry = AB

Implementation:-



Q2 Implement full-adder, write its truth table.

⇒ Truth-Table:-

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean Expression:-

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

20 ECT-115Boolean Expression:-

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$\bar{B}C + B\bar{C} = B \oplus C = X$$

$$\bar{B}\bar{C} + BC = \overline{B \oplus C} = \bar{X}$$

$$\bar{A}X + A\bar{X}$$

$$A \oplus X$$

$$(A \oplus B) \oplus C / A \oplus (B \oplus C)$$

EXOR:- A B Y

0 0 0

0 1 1

1 0 1

1 1 0

Exnor:-

A B Y

0 0 1

0 1 0

1 0 0

1 1 1

$$Y = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

$$Y = \bar{A}\bar{B} + AB = \overline{A \oplus B} = A \odot B$$

$$\text{Carry} = \Sigma m(3, 5, 6, 7)$$

A	BC	BC	BC	BC	BC
	00	01	11	10	
\bar{A}	0	1	1	0	
A	1	1	1	1	

A B C

0 1 1

1 1 1

x BC

A B C

1 0 1

1 1 1

A x C


A B C


1 1 1

1 1 0

A B x

$$\text{Carry} = AB + BC + AC$$

Implementation:-



Q Implement full-adder using half-adder.

* $Sum = A \oplus B \oplus C$

Carry = $AB + BC + AC$


$= AB(C + \bar{C}) + (A + \bar{A})BC + A(B + \bar{B})C$

$= ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC + AB\bar{C} + A\bar{B}C$

$= ABC + AB\bar{C} + \bar{A}BC + A\bar{B}C$

$= AB(C + \bar{C}) + C(\bar{A}B + A\bar{B})$

$= AB + C(A \oplus B)$



2 H.A

1 OR


20ECP-136

Multiplexor (combinational circuit)


- ↳ Many to one circuit
- ↳ Many I/P's \rightarrow Single O/P
- ↳ I/P - O/P relation :-

$2^n : 1$

Total no. of inputs
 $n =$ no. of select lines.

Block diagram:-

* 2:1 mux


Truth-Table :-

S	y
0	I_0
1	I_1


Boolean Expression:

$$y = I_0 \bar{S} + I_1 S$$

Implementation :-



* 4:1 mux




Truth-Table

S_0	S_1	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Boolean Expression:-

$$y = I_0 \bar{S}_0 \bar{S}_1 + I_1 \bar{S}_0 S_1 + I_2 S_0 \bar{S}_1 + I_3 S_0 S_1$$

Implementation:-



↳ A multiplexer is known as data selector. It is a device that selects b/w several analog or digital inputs and forward it to a single output line. It has select lines, used to select the input line to be sent to output line.

NOTE: In decoder \hat{e} input must be binary

Multiplexers are used to implement huge amount of memory into the computer which helps by reducing the no. of copper lines required to connect the memory to other part of computer circuit.

20ELECT-115

Half - SubtractorTruth-table:-

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Boolean-Expressions:-

$$\text{Difference} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Borrow} = \bar{A}B$$

Implementation:-

$$\text{Difference} = A \oplus B \quad \text{Borrow} = \bar{A}B$$

Full-Subtractor

~~A~~ ~~B~~ ~~C~~ ~~Difference~~ ~~Borrow~~

Full-Subtractor

Truth-table :-

A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Boolean Expression :-

$$\begin{aligned}
 \text{Difference} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}X + AX \\
 &= A \oplus X \\
 &= A \oplus B \oplus C
 \end{aligned}$$

Borrow = $\Sigma m(1, 2, 3, 7)$

		BC	BC	BC	BC
		00	01	11	10
\bar{A}	A	0	0	1	1
A	A	1	1	1	0

$$\begin{array}{r}
 ABC \\
 001 \\
 011 \\
 \hline
 \bar{A} \times C
 \end{array}$$

$$\begin{array}{r}
 ABC \\
 011 \\
 111 \\
 \hline
 x \times BC
 \end{array}$$



$$\begin{array}{r}
 ABC \\
 011 \\
 010 \\
 \hline
 \bar{A} \times B \times x
 \end{array}$$

$$\bar{A}B + BC + \bar{A}\bar{B} = \text{Borrow}$$

Implementation :-

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}B + BC + \bar{A}\bar{B}$$



Q Implement full-subtractor using half-subtractor.

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}B + BC + \bar{A}\bar{B}$$

$$= \bar{A}B(C + \bar{C}) + (\bar{A} + A)BC + \bar{A}(\bar{B} + B)C$$

$$= \bar{A}BC + \bar{A}B\bar{C} + \bar{A}BC + ABC + \bar{A}BC + \bar{A}\bar{B}C$$

$$= \bar{A}BC + \bar{A}B\bar{C} + ABC + \bar{A}\bar{B}C$$

$$= \bar{A}B(C + \bar{C}) + C(\bar{A}\bar{B} + AB)$$

20EECT-105

* 1-bit Comparator :- 2 I/p's $\rightarrow 2 \times n$
 \downarrow
 no. of bits


Boolean-Expression:-

$$A > B \Rightarrow A\bar{B}$$


$$A = B \Rightarrow \bar{A}\bar{B} + AB = \overline{A \oplus B}$$

$$A < B \Rightarrow \bar{A}B$$

Implementation :-



* 2-bit Comparator :- 4 I/p's



Truth-table :-

A		B		A > B	A = B	A < B
A ₁	A ₀	B ₁	B ₀			
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0
1	1	1	1	0	1	0

Boolean Expressions:-

$A > B = \sum m(4, 8, 9, 12, 13, 14)$

A ₁ A ₀	B ₁ B ₀	$\bar{B}_1\bar{B}_0$ 00	\bar{B}_1B_0 01	$B_1\bar{B}_0$ 11	B_1B_0 10
$\bar{A}_1\bar{A}_0$ 00		0	1	3	2
\bar{A}_1A_0 01		1	4	5	7
$A_1\bar{A}_0$ 11		1	12	13	15
A_1A_0 10		1	8	9	10



A_1, A_0, B_1, B_0

1 1 0 0

1 1 0 1

1 0 0 0

1 0 0 1

 $A_1 \oplus B_1 \oplus B_0$ A_1, A_0, B_1, B_0

0 1 0 0

1 1 0 0

 $\times A_0 \bar{B}_1 \bar{B}_0$ A_1, A_0, B_1, B_0

1 1 0 0

1 1 1 0

 $A_1 A_0 \times \bar{B}_0$

$$A > B = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_0 A_1 \bar{B}_0$$

$$A = B = \sum m(0, 5, 10, 15)$$

A_1, A_0	B_1, B_0 00	01	11	10
00	1 0	1	3	2
01	4	1 5	7	6
11	12	13	1 15	14
10	8	9	11	1 10

$$A = B \Rightarrow \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 \bar{B}_0$$

$$= \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + A_1 B_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0)$$

$$A < B = \sum m(1, 2, 3, 6, (\bar{A}_1 \bar{B}_1 + A_1 B_1) (\bar{A}_0 \bar{B}_0 + A_0 B_0))$$



$$(A_1 \odot B_1) (A_0 \odot B_0)$$


$$A < B = \sum m(1, 2, 3, 6, 7, 11)$$

A_1, A_0	B_1, B_0 00	01	11	10
00	0	1 2	1 3	1 4
01	4	5	1 7	1 6
11	12	13	15	14
10	8	9	1 11	10

A, A_0, B, B_0 $0, 0, 1, 1$ $0, 0, 1, 0$ $0, 1, 1, 1$ $0, 1, 1, 0$ $\overline{A}, \overline{A_0} \times B, \overline{B_0}$ A, A_0, B, B_0 $0, 0, 0, 1$ $0, 0, 1, 1$ $\overline{A}, \overline{A_0} \times B_0$ A, A_0, B, B_0 $0, 0, 1, 1$ $1, 0, 1, 1$ $\overline{A_0} B, \overline{B_0}$

$$A < B = \overline{A_1} B_1 + \overline{A_1} \overline{A_0} B_0 + \overline{A_0} B_1 \overline{B_0}$$

Implementation:-



20EECT-115


* K-Map designing using Mux

Q: $f(A, B, C, D) = \sum m(0, 1, 3, 8, 9, 11, 14, 15)$ implement the following using 8:1 mux.

→ 8:1 mux = 3 select lines

	I_0 $\overline{B}\overline{C}\overline{D}$	I_1 $\overline{B}\overline{C}D$	I_2 $\overline{B}C\overline{D}$	I_3 $\overline{B}CD$	I_4 $B\overline{C}\overline{D}$	I_5 $B\overline{C}D$	I_6 $BC\overline{D}$	I_7 BCD
A	000	001	010	011	100	101	110	111
\overline{A} 0	0	1	2	3	4	5	6	7
A 1	8	9	10	11	12	13	14	15
	\overline{A}	$\overline{A}+A$ (1)	0	$\overline{A}+A$ (1)	0	0	$\overline{A}+A$ (1)	A

Implementation:-



Q. $f = \sum m(0, 1, 4, 7, 9, 11, 12, 14, 15)$ implement using 4:1 mux

\Rightarrow 4:1 mux = 2 select lines

AB \ CD	$\bar{C}\bar{D}$ 00	$\bar{C}D$ 01	$C\bar{D}$ 10	CD 11
$\bar{A}\bar{B}$ 00	0	1	2	3
$\bar{A}B$ 01	4	5	6	7
$A\bar{B}$ 10	8	9	10	11
AB 11	12	13	14	15

$$\bar{A}\bar{B} + \bar{A}B$$

$$+ AB$$

$$\bar{A}\bar{B} + \bar{A}B + AB$$

$$\bar{A} + AB$$

$$(\bar{A} + A)(\bar{A} + B)$$

$$\bar{A} + B$$

$$\bar{B}$$

$$AB$$


$$\bar{A}B + \bar{A}\bar{B} + AB$$

$$\bar{A}B + A$$

$$(A + \bar{A})(A + B)$$

$$(A + B)$$

Implementation:-



Q3 $\Sigma_m(0, 2, 6, 9, 11, 13, 15)$ implement using 2:1 mux

ABC \ D	\bar{D}	D
	0	1
$\bar{A}\bar{B}\bar{C}$ 000	①	1
$\bar{A}\bar{B}C$ 001	②	3
$\bar{A}B\bar{C}$ 010	4	5
$\bar{A}BC$ 011	⑥	7
$A\bar{B}\bar{C}$ 100	8	⑨
$A\bar{B}C$ 101	10	⑪
$AB\bar{C}$ 110	12	⑬
ABC 111	14	⑮

$$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C}$$

$$\bar{A}\bar{B} + \bar{A}B\bar{C}$$

$$\bar{A}$$

$$A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

$$A(\bar{B}\bar{C} + B\bar{C}) + A(\bar{B}C + BC)$$

$$A(\bar{B}\bar{C} + B\bar{C}) +$$

20ECT-115


* Higher order mux designing using lower order mux

Q Design 4:1 mux using 2:1 mux

4:1 mux = 2 S.L & 4 I/P's



2:1 mux = 1 S.L & 2 I/P's

$$\Rightarrow 4/2 = 2/2 = 1$$




Q Design 8:1 mux using 2:1 mux

$$8/2 = 4$$



Q Design 8:1 mux using 2:1 mux


$$8/2 = 4/2 = 2/2 = 1$$



Q Design 16:1 using 4:1


$$\frac{16}{4} = \frac{4}{4} = 1$$

S_0	S_1	S_2	S_3	Y	S_0	S_1	S_2	S_3	Y
0	0	0	0	I_0	1	0	0	0	I_8
0	0	0	1	I_1	1	0	0	1	I_9
0	0	1	0	I_2	1	0	1	0	I_{10}
0	0	1	1	I_3	1	0	1	1	I_{11}
0	1	0	0	I_4	1	1	0	0	I_{12}
0	1	0	1	I_5	1	1	0	1	I_{13}
0	1	1	0	I_6	1	1	1	0	I_{14}
0	1	1	1	I_7	1	1	1	1	I_{15}




PROJECT-115

Q 16:1 → 8:1 16/8 = 2/2 = 1




Encoder → many inputs - many output (To be continued)

Demultiplexer (Demux) → one input - many outputs
 $1:2^n$ no. of select lines



20EET-115


* 1:2 Demux

Truth table :-


S	y ₀	y ₁
0	I	0
1	0	I

Boolean Expression :-

$$y_0 = I\bar{S}, \quad y_1 = IS$$

Implementation :-

* 1:4 Demux




Truth-table:-

S_0	S_1	Y_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Boolean Expression :-

$$Y_0 = \bar{S}_0 \bar{S}_1 I, Y_1 = \bar{S}_0 S_1 I, Y_2 = S_0 \bar{S}_1 I, Y_3 = S_0 S_1 I$$

Implementation :-




Q Implement full adder using decoders (if not mentioned the default decoder to be used is 3-to-8)

Truth-table :-

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \Sigma m(1, 2, 4, 7) \quad \& \quad \text{Carry} = \Sigma m(3, 5, 6, 7)$$



Q $\bar{A}B + AC + \bar{A}C$
 $\bar{A}B(C + \bar{C}) + (A + \bar{A})BC + \bar{A}(B + \bar{B})C$
 $\bar{A}BC + \bar{A}B\bar{C} + ABC + \bar{A}BC + \bar{A}BC + \bar{A}\bar{B}C$
 $\bar{A}BC + \bar{A}B\bar{C} + ABC + \bar{A}\bar{B}C$
 0 1 1 0 1 0 1 1 1 0 0 1

$f(A, B, C) = \sum m(1, 2, 3, 7)$

Encoder \rightarrow Many I/P's \rightarrow Many O/P's
 $2^n \rightarrow n$
 $2^n \times n$

a Octal to binary converter (8:3) encoder

Truth-table :-




I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	Y_0	Y_1	Y_2
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$Y_0 = I_4 + I_5 + I_6 + I_7$

$$y_1 = I_2 + I_3 + I_6 + I_7$$


$$y_2 = I_1 + I_3 + I_5 + I_7$$

Implementation



20-EGP116


555 timer:- ^(Part-2) Sequential circuit



555 timer is a 8 pin IC.

~~Vcc~~ Vcc Supply can vary from 4.5V to 15V

Voltage Dividers and Comparators:-




Flip-Flop → SR Flip Flop (set-Reset)

Q_n = Present State

Q_{n+1} = Next State

S	R	Qn	Qn+1
0	0	0/1	0/1
0	1	0/1	0
1	0	0/1	1
1	1	0/1	Invalid



Triggers (2)
 ↓
 Normally remains
 of Vcc

Using the 2nd & 6th pin we are controlling the O/P voltage.

(Part-1)

PWM (Pulse width Modulation)

↓
 Square wave

Used in control circuit

Pulse



- Modulated Pulse


Controls memory element → Flip-flop / Latches
 → Pulse width + clock → square wave

Duty-cycle: The percentage of time in which the PWM signal ~~is~~ remains high (on time)

Always on = 100% of duty cycle


Always off = 0% of duty cycle

$$\text{Duty cycle} = \frac{\text{Turn on time}}{\text{Turn on time} + \text{Turn off time}} \times 100$$



$$f = 1/T$$

20ECT-115


Sequential Circuits

- Output depends on present & past/previous inputs
- Feedback is present
- Memory element is present
- Clock is present.
- ~~Flip/flop~~ Flip-flops, counters, shift registers.



Flip-flops :-

- * It is a basic memory element which stores only one bit either 0 or 1.
- * In flip-flop there are two outputs which are complements of each other.
- * Bistable multivibrator :- because it has only two stable states either 0 or 1.
- * frequency divider, lifts, traffic light system.

SR flip-flops (Set-Reset)Circuit diagram :-



CLK:- Digital pulse / Square wave



Edge allows less number of changes than level reason being it is one for small interval of time.

Memory element

Flip-flop

Latch




↓
edge of the clock
↓
Small interval.

↓
Level of the clock

20ECT-115


S-R Flip-flopTruth-table :-

Clock	S	R	Q_{n+1}
0	0	0	Q_n
0	0	1	Q_n
0	1	0	Q_n
0	1	1	Q_n


Case-1 Clock=0, S=0, R=0, $Q_n=0$ Case-2 Clock=0, S=0, R=0, $Q_n=1$ Case-3 Clock=0, S=0, R=1, $Q_n=0$ 

Clock	S	R	Q_{n+1}
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid


Case-1 :- Clock = 1, S = 0, R = 0, $Q_n = 0$



Case-2 :- Clock = 1, S = 0, R = 0, $Q_n = 1$




Case-3 :- Clock = 1, S = 0, R = 1, $Q_n = 0$




Here for \bar{Q}_{n+1} , we do not need to wait for Q_n as one of the output is 0


Case 4:- Clock = 1, S = 0, R = 1, $Q_n = 1$



Case 5:- Clock = 1, S = 1, R = 0, $Q_n = 0$




Case 6:- Clock = 1, S = 1, R = 0, $Q_n = 1$



20ECP-116

Pulse-width modulation (555 timer)



$$V_+ > V_- = 1$$

$$V_- > V_+ = 0$$

$$V_{Th} > \frac{2}{3} V_{cc} = 1$$

$$\frac{1}{3} V_{cc} > V_{Tr} = 1$$


Threshold = V_{cc}
 Trigger = V_{cc} } output = 1 & 0

* By changing voltages at pin 2 & 6, we can change control o/p voltage & timing of o/p signal.


Q How to change voltages at threshold & trigger pin?
 ⇒ By connecting external resistor & capacitor b/w the threshold, trigger & discharge pin through the supply voltage.

Transistor:-


Transistor working as switch




$V_c = V_{supply}$
 \Downarrow
 fully charged



Tinkercad Circuit


Diode → 



20EGP-115

S-R Flip-flop

Truth-table when clock = 1

Case-7 :- Clock = 1, S = 1, R = 1, $Q_n = 0$ Truth-table :-

Clock	S	R	Q_{n+1}
0	x	x	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	X Invalid

Characteristic table :-

Clock	S	R	Q_n	Q_{n+1}	
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	0	2
1	0	1	1	0	3
1	1	0	0	1	4
1	1	0	1	1	5
1	1	1	0	x	6
1	1	1	1	x	7

Characteristic equation:-

S \ RQn	00	01	11	10
0	0	1 ₁	3	2
1	1 ₄	1 ₅	X ₇	X ₆

$$Q_{n+1} = \begin{array}{ccc} S & R & Q_n \\ 1 & 0 & 0 \\ & 1 & 0 & 1 \\ & 1 & 1 & 1 \\ & 1 & 1 & 0 \\ \hline S & X & X \end{array}$$

$$\begin{array}{ccc} S & R & Q_n \\ 0 & 0 & 1 \\ 1 & 0 & 1 \\ \hline X & \bar{R} & Q_n \end{array}$$


$$= S + \bar{R}Q_n$$

Excitation Table:-

Qn	Qn+1	S	R
0	0	0	0
0	1	1	0
1	0	0	1
1	1	X	0


Qn	Qn+1	S	R
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0

Qn	Qn+1	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


D Flip-flop (Data flip-flop)Circuit diagram:-Truth Table :-

Clock	D	Q_{n+1}
1	0	D
1	1	D


Case 1:- $clk=1, D=0, Q_n=0$




Case 2 :- $clk=1, D=1, Q_n=1$



Case 3 :- CLK=1, D=1, Q_n=0



Case 4 :- CLK=1, D=1, Q_n=1



Characteristic Table:-

CLK	D	Q _n	Q _{n+1}
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Excitation Table:-

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Characteristic equation:-


$$\begin{aligned}
 Q_{n+1} &= D\bar{Q}_n + DQ_n \\
 &= D(\bar{Q}_n + Q_n) \\
 &= D
 \end{aligned}$$

205CP-145

Make full-adder on tinkercad.

$$\text{Sum} = A \oplus B \oplus C$$


$$\text{Carry} = AB + (A \oplus B)C$$




Make full-subtractor on tinkercad.

$$\text{Difference} = A \oplus B \oplus C$$



$$\text{Borrow} = \bar{A}B + C(\bar{A} \oplus B)$$




20ECT-115

J-K Flip-flop :- (Jack Kilby)Circuit diagram-Truth-table-


CLK	J	K	Q_{n+1}	Q_n	CLK	J	K	Q_{n+1}
1	0	0	0/1	0/1	0	x	x	Q_n
1	0	1	0	0/1				
1	1	0	1	0/1				
1	1	1	1/0	0/1 (Toggle)				

Case I \rightarrow CLK=1, J=0, K=0, $Q_n=0, Q_{n+1}=?$ Case II \rightarrow CLK=1, J=0, K=0, $Q_n=1, Q_{n+1}=?$ 

Case III \rightarrow $CLK = 1, J = 0, K = 1, Q_n = 0, Q_{n+1} = ?$



Case IV \rightarrow $CLK = 1, J = 0, K = 1, Q_n = 1, Q_{n+1} = ?$




Case V \rightarrow $CLK = 1, J = 1, K = 0, Q_n = 0, Q_{n+1} = ?$




Case VI \rightarrow $CLK = 1, J = 1, K = 0, Q_n = 1, Q_{n+1} = ?$



Case VII \rightarrow $clk=1, J=1, K=1, Q_n=0, Q_{n+1}=1$



Case VIII \rightarrow $clk=1, J=1, K=1, Q_n=1, Q_{n+1}=0$



Characteristic table-

clk	J	K	Q_n	Q_{n+1}
1	0	0	0	0
	0	0	1	1
1	0	1	0	0
	0	1	1	0
1	1	0	0	1
	1	0	1	1
1	1	1	0	1
	1	1	1	0

Characteristic eqn:-


	$\bar{K}Q_n$	00	01	11	10
J	0	1	1	3	2
	1	4	5	7	6

J	K	Q_n	J	K	Q_n
0	0	1	1	0	0
1	0	1	1	1	0
\bar{x}	\bar{K}	Q_n	J	\bar{x}	\bar{Q}_n



$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

Excitation table-


Q_n	Q_{n+1}	J	K		
0	0	0	0	0	X
0	1	1	0	1	X
1	0	0	1	X	0
1	1	0	0	X	1

20ECT-115 20ECT-115T Flip-flop (Toggle flip-flop)Circuit diagramTruth-table:

CLK	T	Q_{n+1}
1	0	Q_n
1	1	\bar{Q}_n

Case I:- $T=0, Q_n=0, Q_{n+1}=? , CLK=1$ Case II:- $CLK=1, Q_n=1, T=0, Q_{n+1}=?$ Case III:- $CLK=1, Q_n=0, T=1, Q_{n+1}=?$ 

Case IV :- $CLK=1, T=1, Q_n=1, Q_{n+1}=0$



Characteristic table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic eqⁿ

$$Q_{n+1} = \bar{T}Q_n + T\bar{Q}_n$$

$$= T \oplus Q_n$$

Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Flip-flop conversions:-

Q Convert J-K flip-flop in D flip-flop?

Step 1 :- Given flip-flop i.e., JK, Required flip-flop 'D'


Step 2 :- Excitation table of given flip-flop, and characteristic table of required flip-flop

Step 3:- Make conversion table with the combination of excitation & characteristic table

Step 4:- Kmap for J and K

Step 5:- Implementation

Symbols for flip-flop



⇒ STEP 2:-

JK (E.T)				D (C.T)		
Q_n	Q_{n+1}	J	K	D	Q_n	Q_{n+1}
0	0	0	X	0	0	0
0	1	1	X	0	1	0
1	0	X	1	1	0	1
1	1	X	0	1	1	1

Step 3 :-

Conversion table

D	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

Step 4 :-

K-Map for J



D \ Q_n	0	1
0	0	X ₁
1	1	X ₃

$$J = D$$

K-Map for K

D \ Q_n	0	1
0	X ₀	1
1	X ₂	3

$$K = \bar{D}$$


Step 5 :-

A0ECT-115

Race around condition

- ① It occurs in JK flip-flop when $J=1, K=1$
- ② It only occurs with the lvl of the clock is taken

tpw - time period of pulse width = 10n sec (reference)
 tpd - propagation delay time period = 2n (sec) (reference)
 ↳ time taken by the input to reach output.




When race around condition occurs:-

- ① $J=1, K=1, \text{clk} = +ve$ level triggered
- ② $tpw > tpd$

Solution :- (i) $tpw < tpd$ Reduce \rightarrow edge triggering

(ii) Master slave flip-flop

20ECT-115

Master-slave flip flop:-

- ① Final o/p will be given by slave
- ② Slave follows the master

Master-slave does not stop toggling but help in making the toggling in controlled manner. i.e., output is not changing multiple times.

20ECP-116


D Flip-flop + Traffic light system

Truth-table:

D	Q_{n+1}
0	0
1	1

IC number for D-flipflop
7474

Circuit diagram:-



Step 1:- Initially $D_1 = 0, D_2 = 0$

clear, preset = high

If $Q_1 = 1$, ~~red will glow~~ yellow will glow

When $\bar{Q}_1 \cdot Q_2$, green will glow

$\bar{Q}_2 = 1$, red will glow

Step 2:- 1st positive edge occurs

$$D_1 = 0, Q_1 = 0 \text{ (Yellow not glowing)}$$

$$\bar{Q}_1 = 1 \text{ (clock of 2nd flip-flop)}$$

$$D_2 = 0, Q_2 = 0 \text{ (Green not glowing)}$$

$$\bar{Q}_2 = 1 \text{ (Red will glow)}$$

Step 3:- After 1st positive edge

$$D_1 = 1, D_2 = 1$$

but the changes will not appear on the output as level is going on.

Step 4:- 2nd positive edge occurs

$$D_1 = 1, Q_1 = 1 \text{ (Yellow will glow)}$$

$$\bar{Q}_1 = 0 \text{ (Green will not glow)}$$

$$D_2 = \bar{Q}_1 = 0 \text{ (Red will not glow)}$$

Step 5:- After 2nd positive edge

$$D_1 = 0, D_2 = 1$$

Step 6:- 3rd positive edge

$$D_1 = 0, Q_1 = 0 \text{ (Yellow will not glow)}$$

$$\bar{Q}_1 = D_2 = 1, Q_2 = 1 \text{ (Green will glow)}$$

$$\bar{Q}_2 = 0 \text{ (Red will not glow)}$$